|
[1]
|
Andreas Hinterdorfer, Manfred Schlägl, and Daniel Große.
Counterfactual exploit validation on CHERI-enabled RISC-V using
virtual prototypes.
In International Conference on Very Large Scale Integration of
System-on-Chip (VLSI-SoC), 2026.
[ bib ]
|
|
[2]
|
Andreas Hinterdorfer, Manfred Schlägl, and Daniel Große.
Distinguishing exploit failure from effective CHERI protection on
RISC-V.
In RISC-V Summit Europe, 2026.
[ bib |
.pdf ]
|
|
[3]
|
Manfred Schlägl, Andreas Hinterdorfer, and Daniel Große.
A RISC-V CHERI VP: Enabling system-level evaluation of the
capability-based CHERI architecture.
In Asia and South Pacific Design Automation Conference
(ASP-DAC), pages 1230–1236, 2026.
[ bib |
DOI |
sourcecode |
.pdf ]
|
